

FIG. 1 (Prior Art)




FIG. 2




FIG. 3




FIG. 4




FIG. 5

START	END	NAME	DESCRIPTION
FE 0200 0000	FE FFFF FFFF	RESERVED	
FE 0100 0000	FE 01FF FFFF	CONFIGURATION	24-BIT CONFIGURATION SPACE
FE 0001 0000	FE OOFF FFFF	RESERVED	
FE 0000 0000	FE 0000 FFFF	x86 I/O	16-BIT x86 I/O ADDRESS SPACE
00 0000 0000	FD FFFF F FFF	NORMAL MEMORY	DRAM ADDRESS SPACE
00 0000 0000	00 FFFF FFFF	PCI MEMORY	32-BIT PCI ADDRESS SPACE

FIG. 6

ATTORNEY DOCKET NO. 1001-0021-1 1ST INVENTOR: LARRY D. HEWIT

## MEMORY WRITE PACKET

PIPE ID # (5)	PKT TYPE (6)	TAG (5)	BUF AVAIL (4)	RSRVD (4)	ADDR (40)	RSRVD (2)	SIZE (6)	DATA (1-64)
------------------	--------------------	------------	---------------------	--------------	--------------	--------------	-------------	----------------

FIG.

**7A** 

### SPECIAL CYCLE WRITE PACKET

PIPE ID # (5)	PKT TYPE (6)	TAG (5)	BUF AVAIL (4)	RSRVD (4)	ADDR (40)	RSRVD (2)	SIZE (6)	DATA (4)
------------------	--------------------	------------	---------------------	--------------	--------------	--------------	-------------	-------------

FIG.

**7B** 

### NON-ADDRESSED WRITE PACKET

W(E)	PIPE ID # (5)	PKT TYPE (6)	TAG (5)	BUF AVAIL (4)	RSRVD	RSRVD	SIZE (6)	DATA (1-64)
------	------------------	-----------------	------------	------------------	-------	-------	-------------	----------------

FIG.

**7C** 

## WRITE ACK (OR NAK) PACKET

PIPE ID # (5)	PKT TYPE (6)	TAG (5)	BUF AVAIL (4)	RSRVD (4)

FIG.

7D

### **FLUSH PACKET**

PIPE ID # (5)	PKT TYPE (6)	RSRVD (5)	BUF AVAIL (4)	RSRVD (4)

FIG.

**7E** 

### FENCE PACKET

PIPE ID # (5)	PKT TYPE (6)	RSRVD (5)	BUF AVAIL (4)	RSRVD (4)
		FIG.		
		7F		

# MEMORY READ REQUEST PACKET

PIPE ID	PKT TYPE	TAG	BUF	RSRVD	ADDR	RSRVD	SIZE
# (5)	(6)	(5)	AVAIL (4)	(4)	(40)	(2)	(6)

FIG. 7G

## NON-ADDRESSED READ REQUE ST PACKET

PIPE ID # (5)	PKT TYPE (6)	RSRVD (1)	BUF AVAIL (4)	RSRVD (2)	SIZE (6)
					-

FIG.

**7H** 

### **READ RESPONSE PACKET**

PIPE ID	PKT TYPE	TAG	BUF	RSRVD	RSRVD	SIZE	DATA
# (5)	(6)	(5)	AVAIL (4)	(4)	(2)	(6)	(1-64)

FIG.

**7**I

## NON-ADDRESSED READ R ESPONSE PACKET

DIDE ID //	DICT TYPE	DCD) (D	D115 41/44			
PIPE ID #	PKT TYPE	RSRVD	BUF AVAIL	RSRVD	SIZE	DATA
(5)	(6)	(1)	(4)	(2)	(6)	(1-64)

FIG.

## READ REJECT PACKET

PIPE ID # (5)	PKT TYPE (6)	TAG (5)	BUF AVAIL (4)	RSRVD (4)
		FIG.		
		7K		

# NOP PACKET

PIPE ID # (5)	PKT TYPF (6)	RSRVD (5)	DUE AVAIL (4)	RSRVD (4)
111 L 10 # (3)	TRITIFE (0)	(כ) שאחכח	BUF AVAIL (4)	nonvu (4)

FIG.

**7**L






FIG. 8









FIG. 11






FIG. 13





FIG. 14



**FIG.15** 




FIG. 16




FIG. 17






FIG. 18













FIG. 21

















FIG. 26






FIG. 27





## TYPE 1

TIFE !				
DEVIC	DEVICE ID		VENDOR ID	
STA	TUS	COMMAND		] ,
	CLASS CODE	REVISION ID		] (
BIST	HEADER TYPE	LATENCY TIMER CACHE LINE SIZE		] (
BASE ADDRESS REGISTERS				
				<u> </u>
SECONDARY LATENCY	SUBORDINATE BUS	SECONDARY BUS	PRIMARY BUS	
TIMER	NUMBER	NUMBER	NUMBER	4
SECONDAR		I/O LIMIT	I/O BASE	╛
MEMOR	Y LIMIT	MEMORY BASE		
PREFETCHABLE	MEMORY LIMIT	PREFETCHABLE MEMORY BASE		]
	PREFETCHABLE BASE UPPER 32 BITS			$\int z^2$
PREFETCHABLE LIMIT UPPER 32 BITS				] ;
I/O LIMIT UPF	I/O LIMIT UPPER 16 BITS I/O BASE UPPER 16 BITS		] 3	
RESER		RVED CAPABILITIES		] :
		POINTER		_
RESERVED			] 3	
EXPANSION ROM BASE ADDRESS			] 3	
BRIDGE C	ONTROL	Interrupt Pin	INTERRUPT LINE	

FIG.

29

POLTYPE 0

PUTTPE 0				_
DEVI	CE ID	VEN	VENDOR ID	
STA	TUS	CON	COMMAND	
	CLASS CODE		REVISION ID	
BIST	HEADER TYPE	LATENCY TIMER	CACHE LINE SIZE	OCŁ
				7
. —				<b>7</b> 10l
				14
	BASE ADDRESS REGISTERS			18
			1Ch	
				20h
				241
	CARDBUS CIS POINTER		† 28r	
SUBSYS	TEM ID	SUBSYSTEM VENDOR ID		2Ch
	EXPANSION ROM BASE ADDRESS			<b>1</b> 30h
	RESERVED CAPABILITIES		34h	
	POINTER			
	RESERVED			1 381
Max_Lat	Min_Gnt	INTERRUPT PIN	INTERRUPT LINE	3Ch

FIG. 30

3101

		•		
7	UPSTREAM SIDE LINK BRIDGE REGISTERS			
7 <i>N</i> +'h00	CAPABILITIES	NEXT CAPABILITIES	ERVED	RES
	HEADER ID	POINTER		
] <i>N</i> +'h04		256-BYTE COUNTER	ASYNCHRONOUS	
] <i>N</i> +'h08		256 BYTE COUNTER	ISOCHRONOUS	
7 N+'h00		1E COUNTER	IPM FRAM	
7 <i>N</i> +'h10	MAX DETECTED		NOUS BYTE	ISOCHRO
	YTE COUNT	ISOCHRONOUS B	ER RELOAD	COUNTE
ገ <i>N</i> +'h14	AME	ELAPSED FRA	Max Clock	CLOCK
	.OAD	COUNTER REL	FREQUENCY	FREQUENCY
] <i>N</i> +'h18	LINK BRIDGE CONTROL		WIDTH	LINK
] <i>N</i> +'h1C	SERVED		RES	
]		LINK BRIDGE REGISTERS	DOWNSTREAM SIDE	
] <i>N</i> +'h20	SERVED		RES	
] <i>N</i> +'h24	256-BYTE COUNTER		ASYNCHRONOUS	
] <i>N</i> +'h28	6 -BYTE COUNTER		ISOCHRONOUS 25	
] <i>N</i> +'h2C	1E COUNTER		IPM FRAN	
<i>N</i> +'h30	ED	MAX DETECT	NOUS BYTE	ISOCHRO
	TE COUNT	ISOCHRONOUS BYT	R RELOAD	COUNTE
<i>ገ №</i> +'h34	AME	ELAPSED FRA	MAX CLOCK	CLOCK
]	OAD	COUNTER REL	FREQUENCY	FREQUENCY
] <i>N</i> +'h38	NTROL	LINK BRIDGE CO	WIDTH	LINK
] <i>N</i> +'h3C	RESERVED			
-				

FIG. 31

3102